

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/055,266	01/22/2002	Ki-won Choi	9898-208 6747	
7590 04/05/2005 MARGER JOHNSON & McCOLLOM, P.C. 1030 S.W. Morrison Street Portland, OR 97205			EXAMINER	
			VU, QUANG D	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 04/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/055,266	CHOI, KI-WON			
Office Action Summary	Examiner	Art Unit			
	Quang D. Vu	2811			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	I.  1.136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) day d will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 15	November 2004.				
	nis action is non-final.				
3) Since this application is in condition for allow	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) Claim(s) 1-10,12-16,26 and 27 is/are pending 4a) Of the above claim(s) is/are withdre 5) Claim(s) is/are allowed. 6) Claim(s) 1-10,12-16,26 and 27 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and Application Papers 9) The specification is objected to by the Examing	rawn from consideration.  d.  /or election requirement.	,			
10) The drawing(s) filed on is/are: a) according a deposition and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct and application are declaration is objected to by the left and application are declaration.	ne drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in Applicati iority documents have been receive au (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da  5)  Notice of Informal P  6)  Other:				

Application/Control Number: 10/055,266

Art Unit: 2811

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4, 6-10, 12-16, 26 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) in view of US Patent No. 6,707,149 to Smith.

It should be pointed out that in the following rejection, the adjectives "added", "redundant" and "normal" do not structurally or functionally distinguish one similar element from another.

Regarding claim 1, AAPA (figures 1-3) teaches a semiconductor package comprising: a substrate (10) including a redundant bond finger (the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3), an added bond finger (the 6<sup>th</sup> bond finger [2] from the right side of the figure 3) connected to a redundant solder ball pad (22);

a semiconductor chip (6) having an added bond pad (15) attached to the substrate (10); a normal wire bonding unit (4) coupled between the added bond pad (15) and the redundant bond finger (the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3).

Application/Control Number: 10/055,266

Art Unit: 2811

AAPA differs from the claimed invention by not showing an added wire bonding unit coupled between the redundant bond finger and the added bond finger. However, Smith (figure 5b) teaches a wire coupled between two pads (or bond finger) (36). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Smith into the device taught by AAPA in order to increase the number of interconnection between the substrate and the other device. The combined device shows an added wire bonding unit coupled between the redundant bond finger and the added bond finger; wherein the added bond pad is electrically connected to the redundant solder ball pad via the redundant bond finger and the added bond finger.

Regarding claim 2, the combined device shows an encapsulant (AAPA; 7) for encapsulating the semiconductor chip, the normal and added wire bonding units.

Regarding claim 3, the combined device shows a solder ball (AAPA; 13) connected to the redundant solder ball pad.

Regarding claim 4, the combined device teaches the substrate (AAPA; 10) is a single layer substrate on which a printed circuit pattern (AAPA; 14) is formed.

Regarding claim 6, the combined device shows a solder mask is not formed on the added bond finger (AAPA; the 6<sup>th</sup> bond finger [2] from the right side of the figure 3).

Regarding claim 7, the combined device shows the added wire bonding unit (Smith; wire) is formed over the substrate (Smith; 28).

Regarding claim 8, the combined device shows the added wire bonding unit (Smith; wire) is formed on an outer region of the substrate (Smith; 28) on which the semiconductor chip (Smith; 38) is mounted.

Regarding claim 9, the combined device shows the added wire bonding unit (Smith; wire) is one unit.

Regarding claim 10, the combined device shows the semiconductor chip (Smith; 38) is attached to the substrate (Smith; 28) using an adhesive (Smith; 26).

Regarding claim 12, the combined device shows the added bond finger (AAPA; the 6<sup>th</sup>, bond finger [2] from the right side of the figure 3) has the same pad shape as that of the redundant bond finger (AAPA; the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3).

Regarding claim 13, AAPA (figures 1-3) teaches a semiconductor package comprising: a substrate (10) including a first printed circuit pattern (14) connect to a redundant bond finger (the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3) and a second printed circuit pattern (14') connected to a redundant solder ball pad (22);

a semiconductor chip (6) attached to the substrate (10).

AAPA differs from the claimed invention by not showing an added wire bonding unit coupled between the redundant bond finger and the added bond finger. However, Smith (figure 5b) teaches a wire coupled between two pads (or bond finger) (36). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Smith into the device taught by AAPA in order to increase the number of interconnection between the substrate and the other device. The combined device shows an added wire bonding unit coupled between the first printed circuit pattern to the second printed circuit pattern to electrically connect the redundant bond finger to the redundant solder ball pad.

Application/Control Number: 10/055,266

Art Unit: 2811

Regarding claim 14, the combined device shows an encapsulant (AAPA; 7) for encapsulating the semiconductor chip and the added wire bonding units.

Regarding claim 15, the combined device shows a solder ball (AAPA; 13) connected to the redundant solder ball pad.

Regarding claim 16, the combined device shows the first printed circuit pattern (AAPA; 14) and a second printed circuit pattern (AAPA; 14') each have a width that enables wire bonding to be performed thereon.

Regarding claim 26, AAPA (figures 1-3) teaches a semiconductor package comprising: a semiconductor chip (6) having an added bond pad (15);

a substrate (10) having a redundant bond finger (the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3), an added bond finger (the 6<sup>th</sup> bond finger [2] from the right side of the figure 3) connected to a redundant solder ball pad (22);

a normal wire bonding unit (4) coupled between the added bond pad (15) and redundant bond finger (the 3<sup>rd</sup> bond finger [2] from the right side of the figure 3).

AAPA differs from the claimed invention by not showing an added wire bonding unit coupled between the redundant bond finger and the added bond finger. However, Smith (figure 5b) teaches a wire coupled between two pads (or bond finger) (36). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Smith into the device taught by AAPA in order to increase the number of interconnection between the substrate and the other device.

Art Unit: 2811

Regarding claim 27, the combined device shows the added bond finger (AAPA; the 6<sup>th</sup> bond finger [2] from the right side of the figure 3) is not directly connected to the added bond pad.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of 3. Smith, and further in view of US Patent No. 6,064,111 to Sota et al.

Regarding claim 5, the disclosures of AAPA and Smith are discussed as applied to claims 1-4, 6-10 and 12 above.

The combined device differs from the claimed invention by not showing the substrate is a double layer substrate. However, Sota et al. teach the double layer substrate (column 7, lines 17-20). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Sota et al. into the device taught by AAPA and Smith in order to improve the interchangeability of the semiconductor device in the double layer substrate.

## Response to Arguments

Applicant's arguments with respect to claims 1-10, 12-16, 26 and 27 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 10/055,266 Page 7

Art Unit: 2811

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D. Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

qv March 22, 2005

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800